参考文献:
[1] Impact of PLL Jitter to GSPS ADC's SNR and Performance Optimization,TI应用文档
[2] DN1013 - Understanding the Effect of Clock Jitter on High Speed ADCs